Professor Deming Chen's research on high-level synthesis has recently garnered three grants and one best paper award. High-level synthesis is a new trend in design automation for generating register transfer level code, such as Verilog or VHDL code, automatically from design entries written in high-level languages, such as C or C++.
